

FIG. 1




FIG.2




FIG. 3




FIG.4





FIG.5



Typical circuit configuration of delay-time-computing unit

FIG. 6




FIG.7




FIG.8




Fig. 9

